RAPID AUTHENTICATION THROUGH VERIFICATION, VALIDATION, AND MARKING

Mr. Kerry Bernstein, DARPA/MTO Program Manager

NDIA Trusted Microelectronics Workshop

August 17, 2016

The DARPA solution is to provide a menu of hardware security options that can be selectively applied based on need

Protection	Program	Microelectronics Security Threats				
		Loss of information	Fraudulent products	Loss of access	Malicious insertion	Quality and reliability
Government-proprietary	Other	●				
Fine Disaggregation and Transience	TIC (IARPA)	●	●	●	●	
	VAPR	●				
Functional Disaggregation	SPADE	●			●	●
	DAHI	●		●	●	
	CHIPS	●		●	●	●
Obscuration and Marking	CRAFT			●		●
	eFuses	●			●	
	SHIELD	●	●			
Verification and Validation	IRIS		●		●	●
	TRUST		●		●	

High Government Intervention

High Commercial Sponsorship

SHIELD, IRIS, and TRUST can help protect against the introduction of fraudulent products and ensure that genuine microelectronics perform only as expected.

Hardware-specific exploits, mitigations


LEGEND: Design Attack - Hardware Attack - Logistics Attack

TRUST, IRIS   **SHIELD**

3rd Party IP
Insider Design
EDA Exploit

Malicious Insertions

Pkg Compromise

False Test Compares

False Expects

Process Compromise

False FPGA Bitstream

VHDL   RTL   GDSII   PROCESS   PKG   PNP   ID

Design 〉 Verification 〉 Mask Build 〉 Chip Build 〉 Pkg 〉 Test 〉 Pers 〉 Distr 〉 Use

Code   Code   Glass   Chip   Part   Part   Part   Sale

IP Theft/Copy
Security Intercept

False Validation Report

DFM Exploits

HW Theft

Yield Fail Diversion
Overproduction
Process Compromise

Yield Fail Diversion

IP Theft/Copy

At OEM   In Distribution

Counterfeits

Still the original part from OEM:

- Recycled used components
- OEM's fab test failures sold on black market
- Unlicensed fab overproduction

All images courtesy of NSWC CRANE

Clones

A completely different part:

- Copies fabbed in foreign plant
- New design of reverse-engineered components using stolen IP, potentially with altered function

Exemplary high-level clone discoveries collected over past 3 years*

Counterfeiter skills for reverse engineering complex components are growing, and tracking Moore's Law

* Developed with B. Hamilton, NSWC Crane

TRUST in Integrated Circuits
Integrated circuits must function as designed – no more, no less

ASIC (Application-Specific Integrated Circuit) vulnerabilities

Top level specifications and design data

Unknown IP

Image: tufts.edu

Foreign Semiconductor Fab

Image: extremetech.com

Unknown ASIC

Image: directindustry.com

FPGA (Field Programmable Gate Array) vulnerabilities

Design to be programmed onto an FPGA

Unknown Bitstream

Black Box
Binary Firmware
10010010110101001
00110100101010101
11001011010100101

Known FPGA

Image: xilinx.com

The TRUST program addressed these vulnerabilities in four thrusts:

1. Trust in fabrication for ASICs
2. Trust in design for ASICs
3. Trust in FPGAs
4. Trust in third-party intellectual property (IP)

![DARPA]
Integrity and Reliability of Integrated circuitS (IRIS)
IC functionality extraction and reliability estimation

Objectives

- 100% functionality derivation given a limited data sheet and an IC, FPGA or 3rd party IP
- MTTF analysis of an IC given limited sample size
- Forensics to identify IC anomalies and determine impact on reliability

Capabilities developed

- Non-destructive imaging for feature resolution
- Algorithms for pattern recognition and netlist extraction
- Data analytics for functional derivation
- Advanced modeling and simulation techniques for reliability analysis

Artist's rendering of images provided by Air Force Research Laboratory

Virtual Laboratory

- Designed, developed and debugged test articles for performer analysis
- Evaluated performer techniques for scientific soundness, and results against program metrics

Performers

BAE Systems
SRI International
USC Information Sciences Institute
Raytheon
Luna (MacAulay Brown)
Orora
R3 Logic
Case Western Reserve Univ.
Georgia Tech
University of Michigan
Boeing
IBM
University of Arkansas

Video not included here

All images courtesy of SRI International

ENABLES 3D VISUALIZATION AND SPATIAL ANALYSIS

Layer extraction on DAC

All images courtesy of SRI International

HIGH RESOLUTION IN DEPTH ENABLES LAYER SEPARATION AND MEASUREMENT OF THICKNESS WITHOUT GRINDING

Global nature of supply chain makes chain-of-custody unworkable

Source: IDC Manufacturing Insights & Booz Allen analysis

Lifecycle shown for a single Joint Strike Fighter component, which changes hands 15 times before final installation

Current untrusted logistical supply chain

DARPA

Trusted Zone *

Trusted Zone *

Original Equipmt Mfr

Approved Reseller

Merchandise Returns

Independent Distributor

eBay

Stock

Shipping

PC Board Assembly

Shipping

Subsystem Assembly

Shipping

System Mfg.

Shipping

DoD Application

Vulnerability Zone

Images:
1. defense.gov
2. Clovis Pack and Ship
3. pcbsino.org
4. brighthub.com
5. Wikimedia commons
User: Fletcher6
6. texasmicro.com
7. digilent.com

For all but simplest exploits, DoD has little system component assurance of authenticity

*Assume parts have OEM integrity before leaving first Trusted Zone

SHIELD: DARPA's supply chain solution

Microscopic SHIELD dielet

Hardware Root-of-Trust
Fragile Key Storage

Full Encryption Engine

Unpowered
Passive Sensors

Inductive Powering
and Communication

SHIELD

Artist's concept

SHIELD Target Spec
- **100μm x 100μm (0.01 mm² Area)**
- **100K Devices**
- **100 MHz Clock Rate**
- **50 μW Total Power**
- **T ≤ 120°C**
- **<1¢ per dielet**

DARPA SHIELD will develop the ability to provide nearly 100% assurance against certain known threat modes quickly, on demand, at any step of the supply chain, at extremely low cost.

SHIELD makes counterfeiting too expensive and too hard to do.

Image courtesy of Hitachi:
http://www.hitachi.com/New/cnews/030902.html

Example SHIELD CONOP

Image: cdw.com

Artist's concept

**TCPIP Address
(VPN)**

Internet Protocol (TCP/IP) Properties

General

You can get IP settings assigned automatically if your network supports this capability. Otherwise, you need to ask your network administrator for the appropriate IP settings.

○ Obtain an IP address automatically
● Use the following IP address:

IP address:	10 . 0 . 0 . 5
Subnet mask:	255 . 0 . 0 . 0
Default gateway:	10 . 0 . 0 . 138

○ Obtain DNS server address automatically
● Use the following DNS server addresses:

| Preferred DNS server: | 202 . 27 . 184 . 3 |
| Alternate DNS server: | 202 . 27 . 184 . 5 |

Advanced...

OK   Cancel

Dielet   Smartphone   Server

Serial ID No.

1. Serial ID Upload

**Database with Dielet Serial ID
Fab Name, Fab Date, Part Number**

**Encryption
Engine
w/ Crypto Key**

2. Challenge Download

Random Challenge Generator

Encrypted Challenge

**Decryption Engine w/Crypto key;
decrypt; compare to original challenge**

**Temp Extremes
X-Ray Exposure
Light Exposure**

3. Appliance Data

3. Encrypted Sensors

| **Sensor Status** | **Test Date** |
| **Auditor Identity** | **Key Requests** |

4. Authentication Out

DARPA

Revisiting the supply chain –
now with SHIELD implementation

Trusted Zone *

Original Equipmt Mfr

Approved Reseller

Merchandise Returns

Independent Distributor

EBAY

Stock

Shipping

PC Board Assembly

Shipping

Subsystem Assembly

Shipping

System Mfr

Shipping

Trusted Zone *

DoD Application

SHIELD Authentication outside Trusted Zone

Component compromises are now visible at any point along the supply chain

* Assume parts have OEM integrity before leaving first Trusted Zone

Image Sources:
1. defense.gov
2. Clovis Pack and Ship
3. pcbsino.org
4. brighthub.com
5. Wikimedia commons
User: Fletcher6
6. texasmicro.com
7. digilent.com

At 100μm by 100μm by 10μm thick, the SHIELD dielet is on track to be the smallest integrated circuit ever developed

- Whole new technologies for building the "science of SMALL"

- Remote chip communication and powering using microscopic antennae

- Design of passive sensors that cannot be reset or inadvertently triggered


SHIELD dielet surrogate (SRI International)

Picking and Placing
A 100 μm x 100 μm x 10 μm
Silicon Dielet

DARPA SHIELD

SRI International
July 28, 2015

Video not included here

Microscopic Sort and Pick (SRI International)

Goal: design and develop a high-yield, low cost architecture for the fabrication, testing, and packaging of ultra-thin (<10μm) dielets with engineered fragility

A. Dielet
*(100um x 100um x 10um)*

B. Silicon frame

C. Silicon tether
(electrical and mechanical support)

Released dielets anchored to a silicon frame

Carrier wafer with etched cavities under individual dielets

250X

Top View (1,500x)

150

Perspective View (10,000x)

Video not included here

G. Perlin, et al.
Images courtesy of Draper Laboratories

Fab-of-Origin (ClearMark, Chromologic, IC Forensics)

- Fab-of-Origin looks for fab-signatures to identify origin of a component
- Idiosyncrasies associated with fab-specific tooling, recipe, sequence
- Needed to trace DoD, non-DoD clones and counterfeits to originating foundry (Smart Grid, Cyber Systems, Communications, etc...)

MTO SBIR SB133-03: Fab of Origin

Was it made HERE?

http://mediad.publicbroadcasting.net/p/innovationtrail/files/201301/IMG_0362.JPG

Or HERE?

http://www.turbosquid.com/3d-models/c4d-factory-smoke/229722

Once SHIELD determines a chip to be a counterfeit, Fab-of-Origin will provide the insight needed to identify where it was made.

Two parts, marked by the same laser tool

Two parts, marked by different laser tools in the same facility

Images compliments of Clearmark, Inc.

Image courtesy of Air Force Research Laboratory

Medium is (M1) metallization patterns in SEM image tiles

Image courtesy of Clearmark Systems

Basis patterns are *unknown* cell designs from the standard library for the foundry

Image courtesy of Clearmark Systems

The layout information is contained in the line drawing of the patterns

www.darpa.mil