NDIA
Automatic Test Committee
Project Report

March 29, 2017
Holland & Knight
Overview

• Two projects identified by US Government ATS leadership for industry investigation
  – FPGA Test and Support
  – Standardized Software Architecture for Synthetic Instrumentation
FPGA Test & Support Background

• Issues include:
  – Multiple manufacturers, each with their own sets of development tools.
  – Programming data not consistent between manufacturers for the same functionality.
  – Where to put the emphasis in FPGA test? TPS or ATE or somewhere in between? How do we control the interface boundaries between vendor, ATE, and TPS programming?
  – No DoD standards or programming style preferences. This can lead to portability problems and obsolescence issues.
FPGA Test & Support Project

• **Group Leader:** Mike Dewey
  – Group includes members from industry, US Navy and USAF
  – Meeting monthly via telecon

• **Objective:** Define Goals/Output via SOW

• **Status:** Draft SOW created and sent to NDIA ATS committee for review

• **Next Step:** Receive feedback and complete SOW
FPGA Test & Support Project

Statement of Work – NDIA ATC Project
Incorporating User Programmable FPGA Designs into ATS Applications – Recommendations and Guidelines

Prepared by: Mike Dewey, Carl Helie, Pat Griffin, additions from RAL & JRS
Revision: R4
Revision Date: 3/28/2017

Purpose

This statement of work defines the framework / outline for the creation of a document that will provide recommendations / guidelines when incorporating user programmable” or “user-defined” Field Programmable Gate Array (FPGA) devices / designs into an Automatic Test System (ATS). In addition, the document will provide guidelines / recommendations regarding the adoption / feasibility of user defined FPGAs for ATS applications. In this community the ATS includes the Automatic Test Equipment (ATE), Test Program Set (TPS), Interface Test Adapter (ITA), applications, and documentation.

The purpose of the resulting document is to provide developers of test systems and test programs that employ user-programmable FPGA devices and modules, guidelines regarding the use of user programmable FPGAs as well as facilitating maintainability and extended life cycle management of both systems and test programs. This statement of work details the targeted audience, what will be addressed, what will not be addressed, and an overall timeframe for completion of the final document.

1. Targeted Audience

   • Suppliers of test systems / applications to the DoD services that incorporate user-programmable FPGA devices and modules that are incorporated into a test system’s instrumentation, ITAs and associated test programs
   • Test engineering managers and test engineers developing test programs that include user-programmable FPGA devices and modules as a component of a test program or system
   • Personnel associated with contracting and/or acquiring AT&E equipment and applications that may incorporate user programmable FPGA devices and modules
   • Standards organizations – e.g. IEEE, VXI P&P, etc., should the resulting document be managed and adopted by one of these standards organizations

2. What will be addressed in the document

   1. Best practices for ensuring long term and organic support for test systems and applications that employ user-programmable FPGA devices and modules
   2. Use of user-programmable FPGA device and module design tools that promote long term sustainability.
   3. Use of Intellectual Property (IP) and associated data rights that will promote organic support and long term sustainability of test systems that employ user-programmable FPGA devices and modules.
   4. Configuration management / documentation methods for user-defined FPGA applications
   5. Use of user-programmable FPGA devices and modules in conjunction with test programs and associated ITAs
   6. Identify and define the use of standardized interfaces that communicate and control IP that is part of an FPGA device or module in order to facilitate organic / long term support of test systems that employ FPGA-based designs as well as facilitating the use of FPGAs from various vendors
   7. Define a standardized policy for sustaining designs / TPS that employ user-programmable FPGA devices and modules.

End of BOW
Standardized Software Architecture for Synthetic Instrumentation

• This is not a new project but has come back to the committee as something we should explore.
• Originally was examined in 2014. Wade Lowdermilk and Dave Carey presented Trade Study.
• ATS chair asked DoD attendees to discuss the need for this project at the next AMB and NxTest IPT meetings. Howard will report on this activity.
• Lead for project – Mike Seavey
• Will need to establish a team if Howard reports specific requests from AMB and NxTest IPT.