

LEVERAGING THE COMMERCIAL SECTOR AND PROVIDING DIFFERENTIATION THROUGH FUNCTIONAL DISAGGREGATION

Dr. Daniel S. Green, DARPA/MTO Program Manager

NDIA Trusted Microelectronics Workshop

August 17, 2016






The DARPA solution is to provide a menu of hardware security options that can be selectively applied based on need

			Microelectronics Security Threats				
			Loss of information	Fraudulent products	Loss of access	Malicious insertion	Quality and reliability
High Government Intervention	Protection	Program					
	Government-proprietary	Other	●				
	Fine Disaggregation and Transience	TIC (IARPA)	●	●	●	●	
		VAPR	●				
	Functional Disaggregation	SPADE	●			●	●
		DAHI	●		●	●	
CHIPS		●		●	●	●	
High Commercial Sponsorship	Obscuration and Marking	CRAFT			●		●
		eFuses	●			●	
		SHIELD	●	●			
	Verification and Validation	IRIS		●		●	●
		TRUST		●		●	

DAHI and CHIPS can help protect against the malicious introduction of unknown functionalities into ASIC products.



Heterogeneous integration: Broadens the device material options




Terminology:

InP = indium phosphide, GaN = gallium nitride, SiGe = silicon germanium, ABCS = antimonide-based compound semiconductor
HBT = heterojunction bipolar transistor, HEMT = high electron mobility transistor, CMOS = complementary metal oxide semiconductor
COSMOS = Compound Semiconductor Materials on Silicon




COSMOS program showed the promise of heterogeneous integration



COSMOS: Demonstrated benefits of integration of **completed devices**




Diverse Accessible Heterogeneous Integration (DAHI) foundry for heterogeneous integration



Heterogeneous Integration of a diverse array
of devices on a common Si CMOS platform

**Heterogeneous technology
integration in accessible foundry**




(first three-technology integration demonstrated in Jan 2015)
Image courtesy of Northrop Grumman Aerospace Systems

Goal: To establish a versatile platform of heterogeneous integration
that enables pervasive impact on DoD systems



DAHI MPW0 CMOS + InP HBT + GaN HEMT demonstration



(3 technology integration demonstrated in Jan 2015)
Image courtesy of Northrop Grumman Aerospace Systems


Successful integration of high performance III-V technologies with CMOS



DAHI MPW1: Excellent yield, successful initial tests




GlobalFoundries




300mm diameter Si CMOS wafer (45nm node)

Northrop Grumman



DAHI integration (Dec 2015): Si (45nm), InP (TF5 HBT), GaN (GaN20 HEMT)


Northrop Grumman



High foundry integration yields; test vehicles fully functional



99.94% HIC yield
98% HBT post-integration

HIC Redundancy: None
HIC Redundancy: 2x




BAE Systems

DAC with very low digital noise (-70dBc)




Teledyne



Successful testing identified optimal S/H circuit for ADC (>65dB SFDR @ 2GHz)



Integration approach - disaggregation




- Obfuscation - Disaggregation of circuit into multiple chiplets conceals total circuit design/performance – circuit design is compartmentalized by technology
- Anti-tamper - Tampering with individual chiplets complicated by lack of knowledge of overall circuit
- Minimizes semiconductor process change




Too much of a good thing is wonderful...

1. Silicon Carbide Interposer

- a. Better thermal conductivity
- b. Better thermal expansion mismatch
- c. Design/process studies underway
- d. Pathfinder lots in process





BAE SiC Interposer #5
11.5 x 11.5 mm




2. Chiplet Stacking

- a. Process demonstrations, design rule development underway
- b. RF transition modeling in process



3. COTS CMOS Tile Processing

- a. Developing handling tools and preparation processes




*Images courtesy of
Northrop Grumman*



Integration: Enabling IP and chiplet re-use

Chiplet process modules
designed with IP re-use in mind


GaN




VLSI Si




InP



SiGe



Passives



GaAs, MEMS,
etc.



- Develop a pre-defined “common” interposer (SiC/Si/Glass) platform
- Populate common platform with library of chiplets of IP/circuit blocks
- Different complex configurations can be formed rapidly with reusable IP blocks/chiplets

Minimized NRE for rapid
system prototyping

Image courtesy of Northrop Grumman



Example interconnect



DAHI-enabled integration technology plus IP re-use ecosystem to speed the design cycle and reduce the access cost




What is CHIPS?

Common Heterogeneous integration and IP reuse Strategies program


CHIPS will develop the **design tools and integration standards** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

Today – Monolithic



Courtesy: Intel


Tomorrow – Modular



Artist's concept



What will CHIPS do?






CHIPS enables rapid integration of functional blocks at the chiplet level



CHIPS impact on DoD electronics

Courtesy: Aitech



	Today: PCB	Today: Monolithic	Tomorrow: CHIPS
Cost (NRE)	\$0.1's M	\$5-10 M	~\$2 M
Schedule	2 months	21 months	7 months
Modularity	Board-level	No	Die-level
IP Availability	COTS universe (packaged ICs)	Process node and vendor constrained	COTS and DoD pre- verified chiplets
Performance	Low	High	High
Heterogeneous Integration	Yes, within COTS universe	No	Yes

CHIPS is projected to reduce IC design to one-third cost **and** time



CHIPS metrics (preliminary)

Design Level		Digital Interfaces		Analog Interfaces	
Parameter	Value	Parameter	Value	Parameter	Value
IP reuse (%)	> 50% public ¹ IP blocks	Data rate (scalable) ⁵	10 Gbps	Insertion loss (across full bandwidth)	< 1 dB
Modular design (%)	> 80% reused ² IP	Energy efficiency ⁶	< 5 pJ/bit	Bandwidth	? 50 GHz
Access to IP	> 3 sources ³ of IP	Latency ⁶	? 5 nsec		
Heterogeneous integration	> 3 technologies ⁴				

¹ Public IP is defined as IP blocks available through commercial vendors or available to DoD community.

² Reuse is defined as existing or previously designed IP that is re-implemented into the current system.

³ For RFI purposes, any business unit would be considered a single source of IP.


⁴ Various Silicon process nodes, RF passive, or compound semiconductor devices.

⁵ Minimum bus/lane data rate, capable of scaling to higher data rates.

⁶ Performance relating to transferring data between chiplets.



CHIPS end state vs. conventional supply chain







But there's more to DAHI than just the foundry...



DAHI alternate flow: wafer-scale bonding



CS-STACK TECHNOLOGY




Images courtesy of Teledyne

Comparison to chiplet-based approach:

- ~10x reduced pitch → more interconnects per unit area ($<2\mu\text{m}$ pitch, $>10^8/\text{cm}^2$ densities have been realized)
- Requires similar area sizes for GaN, InP, and CMOS
- Technology is significantly less mature than chiplet-based approach



DAHI alternate flow: Wafer bonding of InP and Si CMOS (Teledyne/Tezzaron)





130 nm
Si CMOS
wafer

Cu/SiO₂
wafer
bond
interface

250 nm
InP HBT
wafer

Units in microns



wafer bonding




Fig. 5. Extrapolated f_t and f_{max} of $0.25 \times 4 \mu\text{m}^2$ HBT before and after integration ($V_{CE} = 1.8V$)




Fig. 6. Heterogeneous interconnection via chain resistance versus chain length.


Images courtesy of
Teledyne



Concept: trusted fabrication through 3D ICs


Problem Statement

- Can a trusted design be produced by integrating two untrusted CMOS chips and a trusted wiring only tier using established 3DIC fabrication techniques?
- TIC program approached this by splitting BEOL from FEOL but exposed difficulties



Approach

- Put together basic CAD flow
- Run designs through this flow
- Investigate metrics against technology node, 3D integration pitch, and complexity of wiring only tier



Images courtesy of NC State University

Exploring trust through combination of untrusted processes



Future of heterogeneous integration



Access and trust through disaggregation



www.darpa.mil